Loading…
Loading…
Structured register of government actions in the geoeconomic space — export controls, tariffs, sanctions, FDI screening, subsidies, industrial-policy laws — cross-referenced into the country, minerals, and ETF surface. Charter: docs/IPTM_CHARTER.md.
Severity 1-5 is the qualitative impact rating (1=minor, 5=structural). The bilateral-trade-grounded quant scorer is the next IPTM milestone. RBI (Register Breadth Index) is a complementary structural-breadth indicator from scripts/py/iptm/breadth.py; divergence between RBI and severity is itself informative (high-sev / low-RBI = strategic chokepoint; low-sev / high-RBI = broad but shallow). Every action has at least one primary source URL. Verify-or-don't-file. See also themes, timeline, graph, sankey, map, country exposure, sector exposure, material exposure (+ graph), weekly briefs, portfolio scan, escalation monitor, trans-shipment hubs. Internal triage tools (RSS-poller candidate feed, source-feed health) live under /admin/candidates + /admin/sources. Subscribe via Atom feed (accepts ?country=CN, ?material=lithium, ?issuer=BIS, ?type=export_control, ?etf=SOXX, ?company=NVDA, ?minSeverity=4, ?year=2026, ?q=…) or pull /api/iptm/actions.
Regulation (EU) 2023/1781, published in the Official Journal on 18 September 2023 and in force from 8 October 2023, establishes the EU Chips Act: a three-pillar framework targeting 20% of global semiconductor production by 2030 (up from approximately 9% in 2022) by mobilising EUR 43bn in public and private investment. Pillar 1 (Chips for Europe Initiative, EUR 3.3bn committed from EU budget) funds R&D, pilot production lines, and design infrastructure. Pillar 2 creates a fast-track permitting regime for "Integrated Production Facilities" (IPFs) and "Open EU Foundries" (OEFs) that qualify as being in the Union's interest. Pillar 3 establishes a supply-chain monitoring mechanism and grants the Commission power to mandate priority orders from designated facilities during a declared semiconductor crisis.
The Spanish Council of Ministers approved on 24 May 2022 the Strategic Project for the Recovery and Economic Transformation of Microelectronics and Semiconductors (PERTE Chip) within the framework of the Plan de Recuperacion, Transformacion y Resiliencia (financed in large part by NextGenerationEU funds). The package commits a public envelope of roughly EUR 12.25bn through 2027 across four lines: scientific R&D capacity (~EUR 1.165bn), chip design including fabless companies (~EUR 1.330bn), manufacturing-plant construction including front-end below-5nm and above-5nm fabs (~EUR 9.350bn), and dynamisation of ICT/electronics manufacturing including a venture fund for semiconductor startups (~EUR 0.400bn). The Sociedad Espanola para la Transformacion Tecnologica (SETT), formally constituted by Real Decreto 676/2024 of 16 July 2024, is the operational vehicle managing more than EUR 10.75bn of the envelope.